Notice of References Cited

Application/Control No. 09/431,477	Applicant(s)/Patent Under Reexamination GANESH ET AL.	
Examiner Phallaka Kik	Art Unit 2825	Page 1 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	A	US-5,737,580-A	04-1998	Hathaway et al.	716	12
	B	US-5,648,910-A	07-1997	Ito	716	2
	C	US-6,038,383-A	03-2000	Young et al.	716	5
	D	US-5,817,574-A	10-1998	Gardner	438	637
	E	US-6,242,807-B1	06-2001	Kazami	257	758
	F	US-6,253,361-B1	06-2001	Buch	716	6
	G	US-6,286,128-B1	09-2001	Pileggi et al.	716	18
	H	US-6,163,877-A	12-2000	Gupta	716	8
	I	US-6,077,308-A	06-2000	Carter et al.	716	8
	J	US-5,995,734-A	11-1999	Saika	716	9
	K	US-5,737,236-A	04-1998	Maziasz et al.	716	8
	L	US-5,675,501-A	10-1997	Aoki	716	8
	M	US-				

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification	
	N						
	O						
	P						
	Q						
	R						
	S						
	T						

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Gupta et al. ("Optimal 2-D cell layout with integrated transistor folding", 1998 IEEE/ACM International Conference on Computer-Aided Design, 8 November 1998, pp. 128-135)
	V	Frost et al. ("RELIANT: a reliability analysis tool for VLSI interconnects", Proceedings of the IEEE 1988 Custom Integrated Circuits Conference, 16 May 1988, pp. 27.8/1-27.8/4)
	W	Liew et al. ("Circuit reliability simulator for interconnect, via, and contact electromigration", IEEE Transactions on Electron Devices, Vol. 39, No. 11, November 1992, pp. 2472-2479)
	X	Teng et al. ("iTEM: a temperature-dependent electromigration reliability diagnosis tool", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 16, No. 8, August 1997, pp. 882-893)

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	A	US-				
	B	US-				
	C	US-				
	D	US-				
	E	US-				
	F	US-				
	G	US-				
	H	US-				
	I	US-				
	J	US-				
	K	US-				
	L	US-				
	M	US-				

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Surkan ("Design for a Network-Based Education System that Evolves by Peer and Instructor Interaction", 1998 Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2 November 1998, pp. 275-279)
	V	Chowdhury et al. ("Optimum design of IC power/ground nets subject to reliability constraints", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 7, No. 7, July 1988, pp. 787-796)
	W	Dalal et al. ("Design of an efficient power distribution network for the UltraSPARC0I microprocessor", Proceedings of 1995 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2 October 1995, pp. 118-123)
	X	Wolf et al. ("Reliability driven module generation for analog layouts", Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, Vol. 6, 30 May 1999, pp. 412-415)

*A copy of this reference is not being furnished with this Office action. (See MPEP, § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Notice of References Cited	09/431,477	GANESH ET AL.
	Examiner	Art Unit	
	Phallaka Kik	2825	Page 3 of 3

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Van Genneken et al. ("Doubly folded transistor matrix layout", IEEE International Conference on Computer-Aided Design, 7 November 1988, pp. 134-137)
	V	Her et al. ("Cell area minimization by transistor folding", Proceedings of European Design Automation Conference, 20 September 1993, pp. 172-177)
	W	Gupta et al. ("XPRESS: a cell layout generator with integrated transistor folding", Proceedings of European Design and Test Conference, 11 March 1996, pp. 393-400)
	X	Kim et al. ("An Efficient Transistor Folding Algorithm For Row-based CMOS Layout Design", Proceedings of the 34th Design Automation Conference, 9 June 1997, pp. 456-459)

*A copy of this reference is not being furnished with this Office action. (See MPEP, § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office
PTO-892 (Rev. 01-2001)   **Notice of References Cited**   Part of Paper No. 5